<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
		>
<channel>
	<title>Comments on: Intel Demonstrating 80-core Chip</title>
	<atom:link href="http://cybernetnews.com/intel-demonstrating-80-core-chip/feed/" rel="self" type="application/rss+xml" />
	<link>http://cybernetnews.com/intel-demonstrating-80-core-chip/</link>
	<description>Technology News</description>
	<lastBuildDate>Sun, 22 Nov 2009 18:45:09 -0600</lastBuildDate>
	<generator>http://wordpress.org/?v=2.8.6</generator>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>1</sy:updateFrequency>
		<item>
		<title>By: natmaster</title>
		<link>http://cybernetnews.com/intel-demonstrating-80-core-chip/comment-page-1/#comment-88581</link>
		<dc:creator>natmaster</dc:creator>
		<pubDate>Tue, 13 Feb 2007 03:55:26 +0000</pubDate>
		<guid isPermaLink="false">http://tech.cybernetnews.com/2007/02/12/intel-demonstrating-80-core-chip/#comment-88581</guid>
		<description>For the REAL future of processors, check out &lt;a href=&quot;http://www.cs.utexas.edu/~trips/&quot;&gt;TRIPS&lt;/a&gt;, the highly acclaimed and awarded architecture. The key to exploiting all the cores? Dataflow.
Let me explain: The real problem inhibiting exploitation of parallel computations is dependencies. Although programs are written to be executed in sequential order, most have large portions of inherently parallel instructions - it is not necessary to execute these instructions in any order to maintain correctness. However, it is very difficult to detect these dependencies (multi-core puts this burden on the programmer) and thus, exploit the parallelism. To make matters worse, even when dependencies are detected, the next defendant instruction must wait for the earlier one to write back to memory so it can read its result. While a few more cpu cycles are wasted writing and reading the results, we leave some computational units with nothing to do. Poor little guys.
The idea behind dataflow (and by extension, TRIPS) is to try to keep these guys busy as much as possible. So instead of writing back to memory for every computation, we just forward the answer to whatever instructions in flight need it next. The result? A highly scalable architecture (it is easy to add new computational units) that has many executions in flight.
There are many other details important to the TRIPS&#039; performance, but dataflow is the basic idea for the entire design.
The best thing about this design, is that it can (and is) easily combined with standard multi-processor techniques to allow for even more computational power.

Also, Intel&#039;s display isn&#039;t impressive when you consider IBM has already prototyped a processor with many more cores.</description>
		<content:encoded><![CDATA[<p>For the REAL future of processors, check out [<a href='http://www.cs.utexas.edu/' rel='nofollow'>cs.utexas.edu</a>]~trips/, the highly acclaimed and awarded architecture. The key to exploiting all the cores? Dataflow.<br />
Let me explain: The real problem inhibiting exploitation of parallel computations is dependencies. Although programs are written to be executed in sequential order, most have large portions of inherently parallel instructions &#8211; it is not necessary to execute these instructions in any order to maintain correctness. However, it is very difficult to detect these dependencies (multi-core puts this burden on the programmer) and thus, exploit the parallelism. To make matters worse, even when dependencies are detected, the next defendant instruction must wait for the earlier one to write back to memory so it can read its result. While a few more cpu cycles are wasted writing and reading the results, we leave some computational units with nothing to do. Poor little guys.<br />
The idea behind dataflow (and by extension, TRIPS) is to try to keep these guys busy as much as possible. So instead of writing back to memory for every computation, we just forward the answer to whatever instructions in flight need it next. The result? A highly scalable architecture (it is easy to add new computational units) that has many executions in flight.<br />
There are many other details important to the TRIPS&#8217; performance, but dataflow is the basic idea for the entire design.<br />
The best thing about this design, is that it can (and is) easily combined with standard multi-processor techniques to allow for even more computational power.</p>
<p>Also, Intel&#8217;s display isn&#8217;t impressive when you consider IBM has already prototyped a processor with many more cores.</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: Ryan</title>
		<link>http://cybernetnews.com/intel-demonstrating-80-core-chip/comment-page-1/#comment-88578</link>
		<dc:creator>Ryan</dc:creator>
		<pubDate>Tue, 13 Feb 2007 02:33:13 +0000</pubDate>
		<guid isPermaLink="false">http://tech.cybernetnews.com/2007/02/12/intel-demonstrating-80-core-chip/#comment-88578</guid>
		<description>&lt;div id=&quot;commentquote&quot;&gt;&lt;a href=&quot;#comment-88570&quot;&gt;SLA wrote:&lt;/a&gt;&lt;blockquote&gt;AMD will create something MUCH BIGGER very soon, maybe we have to wait no longer than 1 month.&lt;/blockquote&gt;&lt;/div&gt;
My guess is that they already have something similar, but instead of unveiling and showing off the technology to their rivals they would rather keep it hush hush and surprise Intel with their work. I could see something big happening like Intel releasing 8 cores and then just days later AMD releases 16 cores to the consumers. Boy would Intel be embarrassed.</description>
		<content:encoded><![CDATA[<div id="commentquote"><a href="#comment-88570">SLA wrote:</a><br />
<blockquote>AMD will create something MUCH BIGGER very soon, maybe we have to wait no longer than 1 month.</p></blockquote>
</div>
<p>My guess is that they already have something similar, but instead of unveiling and showing off the technology to their rivals they would rather keep it hush hush and surprise Intel with their work. I could see something big happening like Intel releasing 8 cores and then just days later AMD releases 16 cores to the consumers. Boy would Intel be embarrassed.</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: SLA</title>
		<link>http://cybernetnews.com/intel-demonstrating-80-core-chip/comment-page-1/#comment-88571</link>
		<dc:creator>SLA</dc:creator>
		<pubDate>Mon, 12 Feb 2007 23:33:00 +0000</pubDate>
		<guid isPermaLink="false">http://tech.cybernetnews.com/2007/02/12/intel-demonstrating-80-core-chip/#comment-88571</guid>
		<description>&lt;p&gt;BTW, Speed evolution is almost over. No more GHz&#039;s growing. Now it is time for multi-core CPUs.&lt;/p&gt;
</description>
		<content:encoded><![CDATA[<p>BTW, Speed evolution is almost over. No more GHz&#8217;s growing. Now it is time for multi-core CPUs.</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: SLA</title>
		<link>http://cybernetnews.com/intel-demonstrating-80-core-chip/comment-page-1/#comment-88570</link>
		<dc:creator>SLA</dc:creator>
		<pubDate>Mon, 12 Feb 2007 23:27:49 +0000</pubDate>
		<guid isPermaLink="false">http://tech.cybernetnews.com/2007/02/12/intel-demonstrating-80-core-chip/#comment-88570</guid>
		<description>&lt;p&gt;Multi-core madness begins... With modern microprocessor architecture, it is SIMPLE to create such multi-core CPUs. I&#039;m sure, this year we will see &lt;strong&gt;800-core&lt;/strong&gt; CPUs. Who&#039;s next? AMD? AMD will create something MUCH BIGGER very soon, maybe we have to wait no longer than 1 month. Remember my words.&lt;/p&gt;
</description>
		<content:encoded><![CDATA[<p>Multi-core madness begins&#8230; With modern microprocessor architecture, it is SIMPLE to create such multi-core CPUs. I&#8217;m sure, this year we will see <strong>800-core</strong> CPUs. Who&#8217;s next? AMD? AMD will create something MUCH BIGGER very soon, maybe we have to wait no longer than 1 month. Remember my words.</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: MetaMan</title>
		<link>http://cybernetnews.com/intel-demonstrating-80-core-chip/comment-page-1/#comment-88565</link>
		<dc:creator>MetaMan</dc:creator>
		<pubDate>Mon, 12 Feb 2007 22:32:40 +0000</pubDate>
		<guid isPermaLink="false">http://tech.cybernetnews.com/2007/02/12/intel-demonstrating-80-core-chip/#comment-88565</guid>
		<description>And I still have a single core... :cry:</description>
		<content:encoded><![CDATA[<p>And I still have a single core&#8230; <img src='http://cybernetnews.com/wp-includes/images/smilies/icon_cry.gif' alt=':cry:' class='wp-smiley' /> </p>
]]></content:encoded>
	</item>
</channel>
</rss>
